

Group timetable - 16ELEENG\_5\_F09G1, MEng Electrical and Electronic Engineering (Wks TriAWk9-TriAWk12)

	09:00	10:00	10:00	11:00	11:00	12:00	12:00	13:00	13:00	14:00	14:00	15:00	15:00	16:00	16:00	17:00	17:00	18:00	18:00	19:00	19:00	20:00	20:00	21:00	21:00	22:00	
Monday			Lec_Campus, Wks TriAWk9-TriAWk12 [=4] <b>Module: Digital Signal Processing</b> Groups: 11ADTECH_4_F09G1_A_MHH623541; 13ELEENG_4_F09G1; 13ELEENG_5_F09G1 16ELEENG_4_F09G1 16ELEENG_5_F09G1; <b>Room: M538</b>				Tut_Campus, Wks TriAWk9-TriAWk12 [=4] <b>Module: Digital Signal Processing</b> Groups: 11ADTECH_4_F09G1_A_MHH623541; 13ELEENG_4_F09G1 13ELEENG_5_F09G1 16ELEENG_4_F09G1 16ELEENG_5_F09G1; <b>Room: M538</b>							Prac_Campus, Wks TriAWk9-TriAWk12 [=4] <b>Module: Digital Signal Processing</b> Groups: 11ADTECH_4_F09G1_A_MHH623541; 13ELEENG_4_F09G1_A_MHH113285; 13ELEENG_5_F09G1_A_MHH113285; 16ELEENG_4_F09G1_A_MHH113285; 16ELEENG_5_F09G1_A_MHH113285; <b>Room: M327_Digital Signal Processing</b>													
Tuesday			Lec_Campus, Wks TriAWk9-TriAWk12 [=4] <b>Module: Digital Design and Computer Architecture</b> Groups: 13ELEENG_4_F09G1_A_MHH623542; 13ELEENG_5_F09G1_A_MHH623542; 16ELEENG_4_F09G1_A_MHH623542; 16ELEENG_5_F09G1_A_MHH623542; 36EXGSCE_1_F09G1_A_MHH623542; MHH623542_A_GLAS-A_R; <b>Room: W614</b>				Tut_Campus, Wks TriAWk9-TriAWk12 [=4] <b>Module: Digital Design and Computer Architecture</b> Groups: 13ELEENG_4_F09G1_A_MHH623542; 13ELEENG_5_F09G1_A_MHH623542; 16ELEENG_4_F09G1_A_MHH623542; 16ELEENG_5_F09G1_A_MHH623542; 36EXGSCE_1_F09G1_A_MHH623542; MHH623542_A_GLAS-A_R; <b>Room: W614</b>							Prac_Campus, Wks TriAWk9-TriAWk12 [=4] <b>Module: Digital Signal Processing</b> Groups: 13ELEENG_4_F09G1_A_MHH623542; 13ELEENG_5_F09G1_A_MHH623542; 16ELEENG_4_F09G1_A_MHH623542; 16ELEENG_5_F09G1_A_MHH623542; MHH623541_A_GLAS-A_R; <b>Room: M327_Digital Signal Processing</b>													
We																											

Group timetable - 16ELEENG\_5\_F09G1, MEng Electrical and Electronic Engineering (Wks TriAWk9-TriAWk12)

	09:00	10:00	10:00	11:00	11:00	12:00	12:00	13:00	13:00	14:00	14:00	15:00	15:00	16:00	16:00	17:00	17:00	18:00	18:00	19:00	19:00	20:00	20:00	21:00	21:00	22:00			
Thursday	<p>DirStudy_Campus, Wks TriAWk9-TriAWk12 [=4]  <b>Module: Computer Aided Engineering</b> Groups: 13ELEENG_4_F09G1_A_MHH113285; 13ELEENG_5_F09G1_A_MHH113285; 13MCHENG_3_F09G1_A_MHH113285; 16ELEENG_4_F09G1_A_MHH113285; 16ELEENG_5_F09G1_A_MHH113285; 16MCHENG_3_F09G1_A_MHH113285; 36EXGSCE_1_F09G1_A_MHH113285_Group_01; MHH113285_A_GLAS-A_R_Group_01; <b>Rooms: M220_CAD/CAM Centre 2; M223_CAD/CAM Centre 1</b></p>												<p>Prac_Campus, Wks TriAWk9-TriAWk12 [=4]  <b>Modules: Computer Aided Engineering</b>  <b>COMPUTER AIDED ENGINEERING</b> Groups: 13EDSMGA_4_F09G1_A_MHH124813; 13ELEENG_4_F09G1_A_MHH113285; 13ELEENG_5_F09G1_A_MHH113285; 13ENGDMF_4_F09G1_A_MHH124813; 13MCHENG_3_F09G1_A_MHH113285_Group_01; 13MSYENG_6_P09G1; 16ELEENG_4_F09G1_A_MHH113285; 16ELEENG_5_F09G1_A_MHH113285; 36EXGSCE_1_F09G1_A_MHH113285_Group_01; MHH113285_A_GLAS-A_R_Group_01 <b>Rooms: M220_CAD/CAM Centre 2; M223_CAD/CAM Centre 1</b></p>																
							<p>Prac_Campus, Wks TriAWk9-TriAWk12 [=4]  <b>Module: Digital Design and Computer Architecture</b> Groups: 13ELEENG_4_F09G1_A_MHH623542; 13ELEENG_5_F09G1_A_MHH623542; 16ELEENG_4_F09G1_A_MHH623542; 16ELEENG_5_F09G1_A_MHH623542; 36EXGSCE_1_F09G1_A_MHH623542; MHH623542_A_GLAS-A_R; <b>Room: M330_Wireless &amp; Embedded</b></p>												<p>DirStudy_Campus, Wks TriAWk9-TriAWk12 [=4]  <b>Module: Digital Design and Computer Architecture</b> Groups: 13ELEENG_4_F09G1_A_MHH623542; 13ELEENG_5_F09G1_A_MHH623542; 16ELEENG_4_F09G1_A_MHH623542; 16ELEENG_5_F09G1_A_MHH623542; 36EXGSCE_1_F09G1_A_MHH623542; MHH623542_A_GLAS-A_R; <b>Room: M330_Wireless &amp; Embedded</b></p>										
Fri																													